



General Purpose 1-bit

1. Incrementer
2. Decrementer
3. 1/2-Adder
4. 1/2-Subtractor





3x3=6 bit PARALLEL MULTIPLIER


Regular Architecture



Minimal Architecture









16-bit to 8-bit parallel square-rooter

Elements of Sequential Circuits


NAND Flip-Flop




Gated Flip-Flop




J-K Flip-Flop (Race problem)




NOR Flip-Flop




SOC (Set overrides Clear)




Master/Slave Data Flip-Flop




Low going falling edge trigger



Can it be done with NOR-gates?



Low going rising edge trigger



+

