

# lecture 22

## Input / Output (I/O) 4

- asynchronous bus, handshaking
- serial bus

Mon. April 4, 2016

"synchronous" bus

= clock based


(system bus clock is slower than CPU clock)

"asynchronous" bus


= not clock based

(distance between sender and receiver is too great for accurate timing i.e. physical variability)

Communication between device controllers and devices often is asynchronous (e.g. USB - universal serial *bus*)




"Handshaking" : one method for an asynchronous bus



It can be initiated by source (sender) or by destination (receiver).

sender initiated

e.g. printer controller to printer




delay of 'data ready' is needed here because of variability of signal on (physical) wire



Example:

"parallel port" for (pre-USB) printer

25 Pin Parallel Port (female):



*data ready*

*receiver ACK*

Pin	Description		Pin	Description	
1	/STROBE	OUTPUT	14	/AUTOFEED	OUTPUT
2	DATA 0	OUTPUT	15	/ERROR	INPUT
3	DATA 1	OUTPUT	16	/INIT	OUTPUT
4	DATA 2	OUTPUT	17	/SELECT	OUTPUT
5	DATA 3	OUTPUT	18	GROUND	
6	DATA 4	OUTPUT	19	GROUND	
7	DATA 5	OUTPUT	20	GROUND	
8	DATA 6	OUTPUT	21	GROUND	
9	DATA 7	OUTPUT	22	GROUND	
10	/ACKNOWLEDGE	INPUT	23	GROUND	
11	BUSY	INPUT	24	GROUND	
12	PAPER-END	INPUT	25	GROUND	
13	SELECTED	INPUT			

# receiver initiated


data request



data



data ready



delay of 'data ready' is needed here because of variability of signal on (physical) wire

Handshaking can work for shared buses too.

However, note that there needs to be a mechanism to ensure that only one device can write to bus at one time.

For example, we saw solutions to this problem already when we discussed the (clocked) system bus, e.g. dedicated BR/BG or IRQ/IACK lines including daisy chaining. We will see another scheme later in the lecture when we discuss USB.

e.g. **sender** initiated


address (**receiver**)

data

control

data ready

**receiver ACK**



Note that address, data, and control may be many bits each.

e.g. receiver initiated


data request

control

address (source)

data

data ready



# lecture 22

## Input / Output (I/O) 4

- asynchronous bus, handshaking
- serial bus

Mon. April 4, 2016

## Parallel bus


- multiple lines
- data needs time to stabilize

## Serial

- one line
- data doesn't stabilize (next slide)

# Serial bus e.g. USB

- one line only !
- data doesn't stabilize, but rather it travels down the wire like a wave



- sender and receiver both have clocks (but not synchronized and may have very different frequencies)

Sender and receiver must agree on a **signal pulse duration** (greater than their **clock pulse** duration (typically **GHz**))

i.e. lower signal pulse frequency than clock pulse frequency).


e.g. 56,000 bits/sec (baud)

1.5 M bits/sec

100 M bits/sec

500 M bits/sec (USB 2.0)



↔ signal pulse durations are all the same




# How to send bits? (simple model -- one byte)

eg

10011101



MSB first in this example



Receiver samples at a much higher frequency than the pulse frequency

Receiver observes a 1 to 0 transition (start), and waits  $T/2$ . If signal is still 0, then it must be a start bit (not noise).


Receiver samples every  $T$  (duration of pulse) until byte is read (samples in middle of pulses)

# How to send a file ?

Special ASCII characters :

e.g.

0x01 SOH start of header  
:  
0x02 SOT start of text  
:  
0x03 ETX end of text  
0x04 EOT end of transmission



Dec	Hx	Oct	Char	Dec	Hx	Oct	Html	Chr	Dec	Hx	Oct	Html	Chr	Dec	Hx	Oct	Html	Chr
0	0	000	NUL (null)	32	20	040	Space	Space	64	40	100		@	96	60	140		#96;
1	1	001	SOH (start of heading)	33	21	041	!	!	65	41	101		A	97	61	141		#97;
2	2	002	STX (start of text)	34	22	042	"	"	66	42	102		B	98	62	142		#98;
3	3	003	ETX (end of text)	35	23	043	#	#	67	43	103		C	99	63	143		#99;
4	4	004	EOT (end of transmission)	36	24	044	\$	\$	68	44	104		D	100	64	144		#100;
5	5	005	ENQ (enquiry)	37	25	045	%	%	69	45	105		E	101	65	145		#101;
6	6	006	ACK (acknowledge)	38	26	046	&	&	70	46	106		F	102	66	146		#102;
7	7	007	BEL (bell)	39	27	047	'	'	71	47	107		G	103	67	147		#103;
8	8	010	BS (backspace)	40	28	050	(	(	72	48	110		H	104	68	150		#104;
9	9	011	TAB (horizontal tab)	41	29	051	)	)	73	49	111		I	105	69	151		#105;
10	A	012	LF (NL line feed, new line)	42	2A	052	*	*	74	4A	112		J	106	6A	152		#106;
11	B	013	VT (vertical tab)	43	2B	053	+	+	75	4B	113		K	107	6B	153		#107;
12	C	014	FF (NP form feed, new page)	44	2C	054	,	,	76	4C	114		L	108	6C	154		#108;
13	D	015	CR (carriage return)	45	2D	055	-	-	77	4D	115		M	109	6D	155		#109;
14	E	016	SO (shift out)	46	2E	056	.	.	78	4E	116		N	110	6E	156		#110;
15	F	017	SI (shift in)	47	2F	057	/	/	79	4F	117		O	111	6F	157		#111;
16	10	020	DLE (data link escape)	48	30	060	0	0	80	50	120		P	112	70	160		#112;
17	11	021	DC1 (device control 1)	49	31	061	1	1	81	51	121		Q	113	71	161		#113;
18	12	022	DC2 (device control 2)	50	32	062	2	2	82	52	122		R	114	72	162		#114;
19	13	023	DC3 (device control 3)	51	33	063	3	3	83	53	123		S	115	73	163		#115;
20	14	024	DC4 (device control 4)	52	34	064	4	4	84	54	124		T	116	74	164		#116;
21	15	025	NAK (negative acknowledge)	53	35	065	5	5	85	55	125		U	117	75	165		#117;
22	16	026	SYN (synchronous idle)	54	36	066	6	6	86	56	126		V	118	76	166		#118;
23	17	027	ETB (end of trans. block)	55	37	067	7	7	87	57	127		W	119	77	167		#119;
24	18	030	CAN (cancel)	56	38	070	8	8	88	58	130		X	120	78	170		#120;
25	19	031	EM (end of medium)	57	39	071	9	9	89	59	131		Y	121	79	171		#121;
26	1A	032	SUB (substitute)	58	3A	072	:	:	90	5A	132		Z	122	7A	172		#122;
27	1B	033	ESC (escape)	59	3B	073	;	;	91	5B	133		[	123	7B	173		#123;
28	1C	034	FS (file separator)	60	3C	074	<	<	92	5C	134		\	124	7C	174		#124;
29	1D	035	GS (group separator)	61	3D	075	=	=	93	5D	135		]	125	7D	175		#125;
30	1E	036	RS (record separator)	62	3E	076	>	>	94	5E	136		^	126	7E	176		#126;
31	1F	037	US (unit separator)	63	3F	077	?	?	95	5F	137		_	127	7F	177		#127;

# Detecting Errors - parity bit

Add an extra bit to a byte so that the total number of 1's is even (called 'even parity').

The original ASCII was 7 bits with the 8th bit used for parity.


We can detect only if there was an odd number of errors.

Note the difference between detection and correction. Parity bits do not allow us to correct the error(s). We would need to send the message again.

Modern methods of 'error correcting codes' use abstract algebra (theory of finite fields)

# UART - universal asynchronous receiver transmitter

- I/O controller and I/O device typically both have one
- contain shift registers
- can do parity checking too



# USB - universal serial bus




A:  
plug into  
computer  
(host)

B:  
plug into  
device

# USB controller ("host")

- polls the USB device ("speak when spoken to")
- interrupts the CPU



# USB packets

Fields of a packet include:

synch - used to synchronize the clocks of controller and device


PID (packet ID) -- what type of packet is it? (r/w ? handshake? ..)

address -- which device is it for ?

(each device gets a number when it is plugged in)


data

error correcton info



A USB bus can have up to 127 devices on it.

Despite the tree structure, the system behaves as a *bus*. All devices and host see all signals.



- host
  - pulls devices
  - send packets "upstream"

- devices send "packets downstream"

C:\windows\system32  
drivers\usb\*.sys

## "Plug and play" (plug and pray)

- USB host senses a new device, so it interrogates it ("who is the new device who just plugged in?")
- USB host then sends info about th device to the OS
- OS loads the driver from disk (or tries to get on www)  
device manufacturers give drivers to Microsoft, Apple


## EXERCISE:

Why can't you just rip out your USB stick from your computer ? Why do you have to formally 'eject' it ?




On Windows 7

Control Panel -> Hardware -> Device Manager -> USB controllers




when I plug in my printer, this one appears

# Optical Mouse



- image frame is  $\sim 20 \times 20$  pixels
- camera capture is 1500 frames/sec
- image processing software finds best shift between images




# Analog video port

I/O controller (graphics card) has an A/D converter



VGA port, view from Wire Side



# Digital video port

DVI (digital video interface)



HDMI

(high definition multimedia interface - carries audio too)



display port



# Announcements

A3: - TA email are on page 1 of A3.pdf  
- grading scheme is posted on public web page

A4: MIPS register conventions abused in my  
evaluate function. See discussion board.

- pick up your quizzes

TODO (not on final exam)

Wed: thinking about graduate school ?

next Mon: **Quiz 6** + more on caches

next Wed: JVM