


# lecture 18



## Cache

review: last lecture




### Translation:

virtual address.  $\rightarrow$  physical address  
in main memory - RAM



Main memory (DRAM) is too slow!




TLB & cache (SRAM) can be accessed in 1 clock cycle.


### Today

- TLB
- cache (read, next lecture we do write)
- direct vs. associative map (full vs. set)


Recall how page table is organized and indexed.





How is the TLB organized?  
 Suppose TLB has  $2^9 = 512$  entries.



$$\text{TLB index} = \text{VPN} \bmod \text{number of TLB entries}$$




Recall there are many processes, each with own page table. Thus, add a process ID field (PID).



Today


- TLB
- cache (read, next lecture we do write)
- direct vs. associative map (full vs. set)

Next, consider data and instruction caches.





Suppose:

- main memory has 1 GB.





- instruction and data cache each have  $2^{17}$  bytes (128 KB).


Example 1: one byte a time



Example 2: one word a time





Example 3: one block a time



Can address 2<sup>13</sup> blocks (4 words per block) word selector in block

A memory block is a set of adjacent words (block aligned)



word selector in block

$$\text{main memory block number} = \frac{\text{main memory address}}{\text{bytes per block}}$$

$$\text{block index} = \text{main memory block number} \bmod \text{number of blocks in cache}$$

Today

- TLB
  - cache (read, next lecture we do write)
  - direct vs. associative map (full vs. set)
- ↑  
what we've been doing

### Fully associative cache


Allow a block to be in any cache line.

The tag is the block number!

Check every cache line to see if tags match




✓ Maximizes chances of hit

✗ Lots of extra circuitry needed




## Less Radical Solution

- use  $N$  direct maps ("N-way set associative")
- a block can go into any of  $N$  possible cache lines



$N = 4$  way associative mapping



$$\text{set index } (0, 1, 2, \dots) \equiv \text{block number mod number of sets}$$

