next up previous contents
Next: Person-Machine Systems Up: Sensor and Processor Previous: A Floating-Point Convolution

Fabricating and Testing a VLSI Systolic Convolution Cell for Image Processing

The two-dimensional discrete convolution operator is targeted for performance improvement in order to speed up image processing tasks. Systolic arrays were selected for parallel processing of the convolution problem. The VLSI systolic cell uses three pipelined stages to process each set of operands in 16 clock cycles. The tested performance of the fabricated chip is 80 MFLOPS.

A. Botzas, A.S. Malowany

Thierry Baron
Mon Nov 13 10:43:02 EST 1995