Authors: [tex2html_wrap4236]J.F. Panisset, A.S. Malowany
Investigator username: malowany
Subcategory: sensor and processor design
The project involves the design and implementation of a specialized processor board for a workstation. The processor can perform two dimensional convolution on an image array of programmable size using double-precision floating point operands. A systolic array architecture was selected. The interface implementation incorporates a Direct Memory Access controller to the VME bus.